migrate
This commit is contained in:
Mike Trudeau
425
fw/stm8s/common/inc/stm8s.h
Normal file
425
fw/stm8s/common/inc/stm8s.h
Normal file
@@ -0,0 +1,425 @@
|
||||
/*
|
||||
* Register definitions for STM8S103 (and STM8S003)
|
||||
* Still incomplete.
|
||||
*/
|
||||
#ifndef _STH8_H
|
||||
#define _STH8_H
|
||||
|
||||
/* Handy macros for GPIO */
|
||||
#define CONCAT(a, b) a##_##b
|
||||
#define PORT(a, b) CONCAT(a, b)
|
||||
|
||||
#define PIN0 (1 << 0)
|
||||
#define PIN1 (1 << 1)
|
||||
#define PIN2 (1 << 2)
|
||||
#define PIN3 (1 << 3)
|
||||
#define PIN4 (1 << 4)
|
||||
#define PIN5 (1 << 5)
|
||||
#define PIN6 (1 << 6)
|
||||
#define PIN7 (1 << 7)
|
||||
|
||||
/* Register addresses */
|
||||
|
||||
/* Clock */
|
||||
#define CLK_CKDIVR *(volatile unsigned char *)0x50C6
|
||||
|
||||
/* GPIO */
|
||||
#define PA_ODR *(volatile unsigned char *)0x5000
|
||||
#define PA_IDR *(volatile unsigned char *)0x5001
|
||||
#define PA_DDR *(volatile unsigned char *)0x5002
|
||||
#define PA_CR1 *(volatile unsigned char *)0x5003
|
||||
#define PA_CR2 *(volatile unsigned char *)0x5004
|
||||
|
||||
#define PB_ODR *(volatile unsigned char *)0x5005
|
||||
#define PB_IDR *(volatile unsigned char *)0x5006
|
||||
#define PB_DDR *(volatile unsigned char *)0x5007
|
||||
#define PB_CR1 *(volatile unsigned char *)0x5008
|
||||
#define PB_CR2 *(volatile unsigned char *)0x5009
|
||||
|
||||
#define PC_ODR *(volatile unsigned char *)0x500A
|
||||
#define PC_IDR *(volatile unsigned char *)0x500B
|
||||
#define PC_DDR *(volatile unsigned char *)0x500C
|
||||
#define PC_CR1 *(volatile unsigned char *)0x500D
|
||||
#define PC_CR2 *(volatile unsigned char *)0x500E
|
||||
|
||||
#define PD_ODR *(volatile unsigned char *)0x500F
|
||||
#define PD_IDR *(volatile unsigned char *)0x5010
|
||||
#define PD_DDR *(volatile unsigned char *)0x5011
|
||||
#define PD_CR1 *(volatile unsigned char *)0x5012
|
||||
#define PD_CR2 *(volatile unsigned char *)0x5013
|
||||
|
||||
#define EXTI_CR1 *(volatile unsigned char *)0x50A0
|
||||
#define EXTI_CR2 *(volatile unsigned char *)0x50A1
|
||||
|
||||
/* UART */
|
||||
#define UART1_SR *(volatile unsigned char *)0x5230
|
||||
#define UART1_DR *(volatile unsigned char *)0x5231
|
||||
#define UART1_BRR1 *(volatile unsigned char *)0x5232
|
||||
#define UART1_BRR2 *(volatile unsigned char *)0x5233
|
||||
#define UART1_CR1 *(volatile unsigned char *)0x5234
|
||||
#define UART1_CR2 *(volatile unsigned char *)0x5235
|
||||
#define UART1_CR3 *(volatile unsigned char *)0x5236
|
||||
#define UART1_CR4 *(volatile unsigned char *)0x5237
|
||||
#define UART1_CR5 *(volatile unsigned char *)0x5238
|
||||
#define UART1_GTR *(volatile unsigned char *)0x5239
|
||||
#define UART1_PSCR *(volatile unsigned char *)0x523A
|
||||
|
||||
#define UART_SR_TXE (1 << 7)
|
||||
#define UART_SR_TC (1 << 6)
|
||||
#define UART_SR_RXNE (1 << 5)
|
||||
#define UART_SR_IDLE (1 << 4)
|
||||
#define UART_SR_OR (1 << 3)
|
||||
#define UART_SR_NF (1 << 2)
|
||||
#define UART_SR_FE (1 << 1)
|
||||
#define UART_SR_PE (1 << 0)
|
||||
|
||||
#define UART_CR1_R8 (1 << 7)
|
||||
#define UART_CR1_T8 (1 << 6)
|
||||
#define UART_CR1_UARTD (1 << 5)
|
||||
#define UART_CR1_M (1 << 4)
|
||||
#define UART_CR1_WAKE (1 << 3)
|
||||
#define UART_CR1_PCEN (1 << 2)
|
||||
#define UART_CR1_PS (1 << 1)
|
||||
#define UART_CR1_PIEN (1 << 0)
|
||||
|
||||
#define UART_CR2_TIEN (1 << 7)
|
||||
#define UART_CR2_TCIEN (1 << 6)
|
||||
#define UART_CR2_RIEN (1 << 5)
|
||||
#define UART_CR2_ILIEN (1 << 4)
|
||||
#define UART_CR2_TEN (1 << 3)
|
||||
#define UART_CR2_REN (1 << 2)
|
||||
#define UART_CR2_RWU (1 << 1)
|
||||
#define UART_CR2_SBK (1 << 0)
|
||||
|
||||
#define UART_CR3_LINEN (1 << 6)
|
||||
#define UART_CR3_STOP2 (1 << 5)
|
||||
#define UART_CR3_STOP1 (1 << 4)
|
||||
#define UART_CR3_CLKEN (1 << 3)
|
||||
#define UART_CR3_CPOL (1 << 2)
|
||||
#define UART_CR3_CPHA (1 << 1)
|
||||
#define UART_CR3_LBCL (1 << 0)
|
||||
|
||||
/* Timers */
|
||||
#define TIM1_CR1 *(volatile unsigned char *)0x5250
|
||||
#define TIM1_CR2 *(volatile unsigned char *)0x5251
|
||||
#define TIM1_SMCR *(volatile unsigned char *)0x5252
|
||||
#define TIM1_ETR *(volatile unsigned char *)0x5253
|
||||
#define TIM1_IER *(volatile unsigned char *)0x5254
|
||||
#define TIM1_SR1 *(volatile unsigned char *)0x5255
|
||||
#define TIM1_SR2 *(volatile unsigned char *)0x5256
|
||||
#define TIM1_EGR *(volatile unsigned char *)0x5257
|
||||
#define TIM1_CCMR1 *(volatile unsigned char *)0x5258
|
||||
#define TIM1_CCMR2 *(volatile unsigned char *)0x5259
|
||||
#define TIM1_CCMR3 *(volatile unsigned char *)0x525A
|
||||
#define TIM1_CCMR4 *(volatile unsigned char *)0x525B
|
||||
#define TIM1_CCER1 *(volatile unsigned char *)0x525C
|
||||
#define TIM1_CCER2 *(volatile unsigned char *)0x525D
|
||||
#define TIM1_CNTRH *(volatile unsigned char *)0x525E
|
||||
#define TIM1_CNTRL *(volatile unsigned char *)0x525F
|
||||
#define TIM1_PSCRH *(volatile unsigned char *)0x5260
|
||||
#define TIM1_PSCRL *(volatile unsigned char *)0x5261
|
||||
#define TIM1_ARRH *(volatile unsigned char *)0x5262
|
||||
#define TIM1_ARRL *(volatile unsigned char *)0x5263
|
||||
#define TIM1_RCR *(volatile unsigned char *)0x5264
|
||||
#define TIM1_CCR1H *(volatile unsigned char *)0x5265
|
||||
#define TIM1_CCR1L *(volatile unsigned char *)0x5266
|
||||
#define TIM1_CCR2H *(volatile unsigned char *)0x5267
|
||||
#define TIM1_CCR2L *(volatile unsigned char *)0x5268
|
||||
#define TIM1_CCR3H *(volatile unsigned char *)0x5269
|
||||
#define TIM1_CCR3L *(volatile unsigned char *)0x526A
|
||||
#define TIM1_CCR4H *(volatile unsigned char *)0x526B
|
||||
#define TIM1_CCR4L *(volatile unsigned char *)0x526C
|
||||
#define TIM1_BKR *(volatile unsigned char *)0x526D
|
||||
#define TIM1_DTR *(volatile unsigned char *)0x526E
|
||||
#define TIM1_OISR *(volatile unsigned char *)0x526F
|
||||
|
||||
/* Note these are for STM8S103 and STM8S003
|
||||
STM8S105,104/207/208 are different */
|
||||
#define TIM2_CR1 *(volatile unsigned char *)0x5300
|
||||
#define TIM2_CR2 *(volatile unsigned char *)0x5301
|
||||
#define TIM2_SMCR *(volatile unsigned char *)0x5302
|
||||
#define TIM2_IER *(volatile unsigned char *)0x5303
|
||||
#define TIM2_SR1 *(volatile unsigned char *)0x5304
|
||||
#define TIM2_SR2 *(volatile unsigned char *)0x5305
|
||||
#define TIM2_EGR *(volatile unsigned char *)0x5306
|
||||
#define TIM2_CCMR1 *(volatile unsigned char *)0x5307
|
||||
#define TIM2_CCMR2 *(volatile unsigned char *)0x5308
|
||||
#define TIM2_CCMR3 *(volatile unsigned char *)0x5309
|
||||
#define TIM2_CCER1 *(volatile unsigned char *)0x530A
|
||||
#define TIM2_CCER2 *(volatile unsigned char *)0x530B
|
||||
#define TIM2_CNTRH *(volatile unsigned char *)0x530C
|
||||
#define TIM2_CNTRL *(volatile unsigned char *)0x530D
|
||||
#define TIM2_PSCR *(volatile unsigned char *)0x530E
|
||||
#define TIM2_ARRH *(volatile unsigned char *)0x530F
|
||||
#define TIM2_ARRL *(volatile unsigned char *)0x5310
|
||||
#define TIM2_CCR1H *(volatile unsigned char *)0x5311
|
||||
#define TIM2_CCR1L *(volatile unsigned char *)0x5312
|
||||
#define TIM2_CCR2H *(volatile unsigned char *)0x5313
|
||||
#define TIM2_CCR2L *(volatile unsigned char *)0x5314
|
||||
#define TIM2_CCR3H *(volatile unsigned char *)0x5315
|
||||
#define TIM2_CCR3L *(volatile unsigned char *)0x5316
|
||||
|
||||
#define TIM2_CR1_CEN (1 << 0)
|
||||
#define TIM2_CCER1_CC1P (1 << 1)
|
||||
#define TIM2_CCER1_CC1E (1 << 0)
|
||||
#define TIM2_CCER1_CC2P (1 << 5)
|
||||
#define TIM2_CCER1_CC2E (1 << 4)
|
||||
#define TIM2_CCER2_CC3P (1 << 1)
|
||||
#define TIM2_CCER2_CC3E (1 << 0)
|
||||
#define TIM2_CCMR2_OC2M0 (1 << 4)
|
||||
#define TIM2_CCMR2_OC2M1 (1 << 5)
|
||||
#define TIM2_CCMR2_OC2M2 (1 << 6)
|
||||
|
||||
/* Note these are for STM8S103 and STM8S003
|
||||
STM8S105,104/207/208 are different */
|
||||
#define TIM4_CR1 *(volatile unsigned char *)0x5340
|
||||
#define TIM4_CR2 *(volatile unsigned char *)0x5341
|
||||
#define TIM4_SMCR *(volatile unsigned char *)0x5342
|
||||
#define TIM4_IER *(volatile unsigned char *)0x5343
|
||||
#define TIM4_SR *(volatile unsigned char *)0x5344
|
||||
#define TIM4_EGR *(volatile unsigned char *)0x5345
|
||||
#define TIM4_CNTR *(volatile unsigned char *)0x5346
|
||||
#define TIM4_PSCR *(volatile unsigned char *)0x5347
|
||||
#define TIM4_ARR *(volatile unsigned char *)0x5348
|
||||
|
||||
#define TIM_IER_BIE (1 << 7)
|
||||
#define TIM_IER_TIE (1 << 6)
|
||||
#define TIM_IER_COMIE (1 << 5)
|
||||
#define TIM_IER_CC4IE (1 << 4)
|
||||
#define TIM_IER_CC3IE (1 << 3)
|
||||
#define TIM_IER_CC2IE (1 << 2)
|
||||
#define TIM_IER_CC1IE (1 << 1)
|
||||
#define TIM_IER_UIE (1 << 0)
|
||||
|
||||
#define TIM_CR1_APRE (1 << 7)
|
||||
#define TIM_CR1_CMSH (1 << 6)
|
||||
#define TIM_CR1_CMSL (1 << 5)
|
||||
#define TIM_CR1_DIR (1 << 4)
|
||||
#define TIM_CR1_OPM (1 << 3)
|
||||
#define TIM_CR1_URS (1 << 2)
|
||||
#define TIM_CR1_UDIS (1 << 1)
|
||||
#define TIM_CR1_CEN (1 << 0)
|
||||
|
||||
#define TIM_SR1_BIF (1 << 7)
|
||||
#define TIM_SR1_TIF (1 << 6)
|
||||
#define TIM_SR1_COMIF (1 << 5)
|
||||
#define TIM_SR1_CC4IF (1 << 4)
|
||||
#define TIM_SR1_CC3IF (1 << 3)
|
||||
#define TIM_SR1_CC2IF (1 << 2)
|
||||
#define TIM_SR1_CC1IF (1 << 1)
|
||||
#define TIM_SR1_UIF (1 << 0)
|
||||
|
||||
/* SPI */
|
||||
#define SPI_CR1 *(volatile unsigned char *)0x5200
|
||||
#define SPI_CR2 *(volatile unsigned char *)0x5201
|
||||
#define SPI_ICR *(volatile unsigned char *)0x5202
|
||||
#define SPI_SR *(volatile unsigned char *)0x5203
|
||||
#define SPI_DR *(volatile unsigned char *)0x5204
|
||||
#define SPI_CRCPR *(volatile unsigned char *)0x5205
|
||||
#define SPI_RXCRCR *(volatile unsigned char *)0x5206
|
||||
#define SPI_TXCRCR *(volatile unsigned char *)0x5207
|
||||
|
||||
#define SPI_CR1_LSBFIRST (1 << 7)
|
||||
#define SPI_CR1_SPE (1 << 6)
|
||||
#define SPI_CR1_BR(br) ((br) << 3)
|
||||
#define SPI_CR1_MSTR (1 << 2)
|
||||
#define SPI_CR1_CPOL (1 << 1)
|
||||
#define SPI_CR1_CPHA (1 << 0)
|
||||
|
||||
#define SPI_CR2_BDM (1 << 7)
|
||||
#define SPI_CR2_BDOE (1 << 6)
|
||||
#define SPI_CR2_CRCEN (1 << 5)
|
||||
#define SPI_CR2_CRCNEXT (1 << 4)
|
||||
#define SPI_CR2_RXONLY (1 << 2)
|
||||
#define SPI_CR2_SSM (1 << 1)
|
||||
#define SPI_CR2_SSI (1 << 0)
|
||||
|
||||
#define SPI_ICR_TXIE (1 << 7)
|
||||
#define SPI_ICR_RXIE (1 << 6)
|
||||
#define SPI_ICR_ERRIE (1 << 5)
|
||||
#define SPI_ICR_WKIE (1 << 4)
|
||||
|
||||
#define SPI_SR_BSY (1 << 7)
|
||||
#define SPI_SR_OVR (1 << 6)
|
||||
#define SPI_SR_MODF (1 << 5)
|
||||
#define SPI_SR_CRCERR (1 << 4)
|
||||
#define SPI_SR_WKUP (1 << 3)
|
||||
#define SPI_SR_TXE (1 << 1)
|
||||
#define SPI_SR_RxNE (1 << 0)
|
||||
|
||||
/* I2C */
|
||||
#define I2C_CR1 *(volatile unsigned char *)0x5210
|
||||
#define I2C_CR2 *(volatile unsigned char *)0x5211
|
||||
#define I2C_FREQR *(volatile unsigned char *)0x5212
|
||||
#define I2C_OARL *(volatile unsigned char *)0x5213
|
||||
#define I2C_OARH *(volatile unsigned char *)0x5214
|
||||
#define I2C_DR *(volatile unsigned char *)0x5216
|
||||
#define I2C_SR1 *(volatile unsigned char *)0x5217
|
||||
#define I2C_SR2 *(volatile unsigned char *)0x5218
|
||||
#define I2C_SR3 *(volatile unsigned char *)0x5219
|
||||
#define I2C_ITR *(volatile unsigned char *)0x521A
|
||||
#define I2C_CCRL *(volatile unsigned char *)0x521B
|
||||
#define I2C_CCRH *(volatile unsigned char *)0x521C
|
||||
#define I2C_TRISER *(volatile unsigned char *)0x521D
|
||||
#define I2C_PECR *(volatile unsigned char *)0x521E
|
||||
|
||||
/* ADC */
|
||||
#define ADC_DBxR *(volatile unsigned char *)0x53E0
|
||||
#define ADC_CSR *(volatile unsigned char *)0x5400
|
||||
#define ADC_CR1 *(volatile unsigned char *)0x5401
|
||||
#define ADC_CR2 *(volatile unsigned char *)0x5402
|
||||
#define ADC_CR3 *(volatile unsigned char *)0x5403
|
||||
#define ADC_DRH *(volatile unsigned char *)0x5404
|
||||
#define ADC_DRL *(volatile unsigned char *)0x5405
|
||||
#define ADC_TDRH *(volatile unsigned char *)0x5406
|
||||
#define ADC_TDRL *(volatile unsigned char *)0x5407
|
||||
#define ADC_HTRH *(volatile unsigned char *)0x5408
|
||||
#define ADC_HTRL *(volatile unsigned char *)0x5409
|
||||
#define ADC_LTRH *(volatile unsigned char *)0x540A
|
||||
#define ADC_LTRL *(volatile unsigned char *)0x540B
|
||||
#define ADC_AWSRH *(volatile unsigned char *)0x540C
|
||||
#define ADC_AWSRL *(volatile unsigned char *)0x540D
|
||||
#define ADC_AWCRH *(volatile unsigned char *)0x540E
|
||||
#define ADC_AWCRL *(volatile unsigned char *)0x540F
|
||||
|
||||
#define ADC_CSR_EOC (1 << 7)
|
||||
#define ADC_CSR_AWD (1 << 6)
|
||||
#define ADC_CSR_EOCIE (1 << 5)
|
||||
#define ADC_CSR_AWDIE (1 << 4)
|
||||
|
||||
#define ADC_CR1_CONT (1 << 1)
|
||||
#define ADC_CR1_ADON (1 << 0)
|
||||
|
||||
#define ADC_CR2_EXTTRIG (1 << 6)
|
||||
#define ADC_CR2_EXTSEL (1 << 4)
|
||||
#define ADC_CR2_ALIGN (1 << 3)
|
||||
#define ADC_CR2_SCAN (1 << 1)
|
||||
|
||||
/* BEEP */
|
||||
#define BEEP_CSR *(volatile unsigned char *)0x50F3
|
||||
|
||||
#define BEEP_CSR_EN (1 << 5)
|
||||
#define BEEP_CSR_SEL(sel) ((sel & 0b00000011) << 6)
|
||||
#define BEEP_CSR_DIV(div) ((div & 0b00011111) << 0)
|
||||
|
||||
#define BEEP_CSR_BEEPDIV ((uint8_t)0x1F) /*!< Beeper Divider prescalar mask */
|
||||
#define BEEP_FREQUENCY_1KHZ ((uint8_t)0x00) /*!< Beep signal output frequency equals to 1 KHz */
|
||||
#define BEEP_FREQUENCY_2KHZ ((uint8_t)0x40) /*!< Beep signal output frequency equals to 2 KHz */
|
||||
#define BEEP_FREQUENCY_4KHZ ((uint8_t)0x80) /*!< Beep signal output frequency equals to 4 KHz */
|
||||
#define BEEP_CALIBRATION_DEFAULT ((uint8_t)0x0B) /*!< Default value when calibration is not done */
|
||||
#define LSI_FREQUENCY_MIN ((uint32_t)110000) /*!< LSI minimum value in Hertz */
|
||||
#define LSI_FREQUENCY_MAX ((uint32_t)150000) /*!< LSI maximum value in Hertz */
|
||||
|
||||
/* FLASH */
|
||||
#define FLASH_IAPSR *(volatile unsigned char *)0x505F
|
||||
#define FLASH_IAPSR_DUL (1 << 3)
|
||||
#define FLASH_IAPSR_EOP (1 << 2)
|
||||
#define FLASH_PUKR_KEY1 0x56
|
||||
#define FLASH_PUKR_KEY2 0xAE
|
||||
#define FLASH_DUKR *(volatile unsigned char *)0x5064
|
||||
#define FLASH_DUKR_KEY1 FLASH_PUKR_KEY2
|
||||
#define FLASH_DUKR_KEY2 FLASH_PUKR_KEY1
|
||||
|
||||
#define EEPROM_START_ADDR 0x4000
|
||||
#define EEPROM_END_ADDR 0x407F
|
||||
|
||||
/* Interrupt commands */
|
||||
#define enableInterrupts() \
|
||||
{ \
|
||||
__asm__("rim\n"); \
|
||||
} /* enable interrupts */
|
||||
#define disableInterrupts() \
|
||||
{ \
|
||||
__asm__("sim\n"); \
|
||||
} /* disable interrupts */
|
||||
#define rim() \
|
||||
{ \
|
||||
__asm__("rim\n"); \
|
||||
} /* enable interrupts */
|
||||
#define sim() \
|
||||
{ \
|
||||
__asm__("sim\n"); \
|
||||
} /* disable interrupts */
|
||||
#define nop() \
|
||||
{ \
|
||||
__asm__("nop\n"); \
|
||||
} /* No Operation */
|
||||
#define trap() \
|
||||
{ \
|
||||
__asm__("trap\n"); \
|
||||
} /* Trap (soft IT) */
|
||||
#define wfi() \
|
||||
{ \
|
||||
__asm__("wfi\n"); \
|
||||
} /* Wait For Interrupt */
|
||||
#define halt() \
|
||||
{ \
|
||||
__asm__("halt\n"); \
|
||||
} /* Halt */
|
||||
|
||||
/* Interrupt numbers */
|
||||
#define TIM1_OVR_UIF_IRQ 11
|
||||
#define TIM2_OVR_UIF_IRQ 13
|
||||
#define TIM3_OVR_UIF_IRQ 15
|
||||
#define ADC1_EOC_IRQ 22
|
||||
#define TIM4_OVR_UIF_IRQ 23
|
||||
|
||||
#define ISR(name, vector) void name(void) __interrupt(vector - 2)
|
||||
|
||||
#define EXTI_PORTA_vector 0x05
|
||||
#define EXTI_PORTB_vector 0x06
|
||||
/*
|
||||
Interrupts:
|
||||
|
||||
0 TLI
|
||||
1 AWU Auto Wake up from Halt
|
||||
2 CLK Clock controller
|
||||
3 EXTI0 Port A external interrupts
|
||||
4 EXTI1 Port B external interrupts
|
||||
5 EXTI2 Port C external interrupts
|
||||
6 EXTI3 Port D external interrupts
|
||||
7 EXTI4 Port E external interrupts
|
||||
8 CAN CAN RX interrupt
|
||||
9 CAN CAN TX/ER/SC interrupt
|
||||
10 SPI End of Transfer
|
||||
11 TIM1 Update /Overflow/Underflow/Trigger/Break
|
||||
12 TIM1 Capture/Compare
|
||||
13 TIM2 Update /Overflow
|
||||
14 TIM2 Capture/Compare
|
||||
15 TIM3 Update /Overflow
|
||||
16 TIM3 Capture/Compare
|
||||
17 UART1 Tx complete
|
||||
18 UART1 Receive Register DATA FULL
|
||||
19 I2C I2C interrupt
|
||||
20 UART2/3 Tx complete
|
||||
21 UART2/3 Receive Register DATA FULL
|
||||
22 ADC End of Conversion
|
||||
23 TIM4 Update/Overflow
|
||||
24 FLASH EOP/WR_PG_DIS
|
||||
|
||||
TLI 0
|
||||
AWU 1
|
||||
CLK 2
|
||||
EXTI_PORTA 3
|
||||
EXTI_PORTB 4
|
||||
EXTI_PORTC
|
||||
EXTI_PORTD
|
||||
EXTI_PORTE
|
||||
CAN_RX
|
||||
CAN_TX
|
||||
SPI
|
||||
TIM1_UPD_OVF_TRG_BRK
|
||||
TIM1_CAP_COM
|
||||
TIM2_UPD_OVF_BRK
|
||||
TIM2_CAP_COM
|
||||
TIM3_UPD_OVF_BRK
|
||||
TIM3_CAP_COM
|
||||
UART1_TX
|
||||
UART1_RX
|
||||
I2C 19
|
||||
ADC1 22
|
||||
TIM4_UPD_OVF 23
|
||||
EEPROM_EEC 24
|
||||
*/
|
||||
|
||||
#endif
|
||||
Reference in New Issue
Block a user