307 lines
8.1 KiB
C
307 lines
8.1 KiB
C
|
/*--------------------------------------------------------------------------
|
||
|
|
N76E003.H
|
||
|
|
|
||
|
|
Header file for Nuvoton N76E003 (SDCC version)
|
||
|
|
--------------------------------------------------------------------------*/
|
||
|
|
#ifndef N76E003_H
|
||
|
|
#define N76E003_H
|
||
|
|
|
||
|
|
__sfr __at (0x80) P0;
|
||
|
|
__sfr __at (0x81) SP;
|
||
|
|
__sfr __at (0x82) DPL;
|
||
|
|
__sfr __at (0x83) DPH;
|
||
|
|
__sfr __at (0x84) RCTRIM0;
|
||
|
|
__sfr __at (0x85) RCTRIM1;
|
||
|
|
__sfr __at (0x86) RWK;
|
||
|
|
__sfr __at (0x87) PCON;
|
||
|
|
|
||
|
|
__sfr __at (0x88) TCON;
|
||
|
|
__sfr __at (0x89) TMOD;
|
||
|
|
__sfr __at (0x8A) TL0;
|
||
|
|
__sfr __at (0x8B) TL1;
|
||
|
|
__sfr __at (0x8C) TH0;
|
||
|
|
__sfr __at (0x8D) TH1;
|
||
|
|
__sfr __at (0x8E) CKCON;
|
||
|
|
__sfr __at (0x8F) WKCON;
|
||
|
|
|
||
|
|
__sfr __at (0x90) P1;
|
||
|
|
__sfr __at (0x91) SFRS; //TA Protection
|
||
|
|
__sfr __at (0x92) CAPCON0;
|
||
|
|
__sfr __at (0x93) CAPCON1;
|
||
|
|
__sfr __at (0x94) CAPCON2;
|
||
|
|
__sfr __at (0x95) CKDIV;
|
||
|
|
__sfr __at (0x96) CKSWT; //TA Protection
|
||
|
|
__sfr __at (0x97) CKEN; //TA Protection
|
||
|
|
|
||
|
|
__sfr __at (0x98) SCON;
|
||
|
|
__sfr __at (0x99) SBUF;
|
||
|
|
__sfr __at (0x9A) SBUF_1;
|
||
|
|
__sfr __at (0x9B) EIE;
|
||
|
|
__sfr __at (0x9C) EIE1;
|
||
|
|
__sfr __at (0x9F) CHPCON; //TA Protection
|
||
|
|
|
||
|
|
__sfr __at (0xA0) P2;
|
||
|
|
__sfr __at (0xA2) AUXR1;
|
||
|
|
__sfr __at (0xA3) BODCON0; //TA Protection
|
||
|
|
__sfr __at (0xA4) IAPTRG; //TA Protection
|
||
|
|
__sfr __at (0xA5) IAPUEN; //TA Protection
|
||
|
|
__sfr __at (0xA6) IAPAL;
|
||
|
|
__sfr __at (0xA7) IAPAH;
|
||
|
|
|
||
|
|
__sfr __at (0xA8) IE;
|
||
|
|
__sfr __at (0xA9) SADDR;
|
||
|
|
__sfr __at (0xAA) WDCON; //TA Protection
|
||
|
|
__sfr __at (0xAB) BODCON1; //TA Protection
|
||
|
|
__sfr __at (0xAC) P3M1;
|
||
|
|
__sfr __at (0xAC) P3S; //Page1
|
||
|
|
__sfr __at (0xAD) P3M2;
|
||
|
|
__sfr __at (0xAD) P3SR; //Page1
|
||
|
|
__sfr __at (0xAE) IAPFD;
|
||
|
|
__sfr __at (0xAF) IAPCN;
|
||
|
|
|
||
|
|
__sfr __at (0xB0) P3;
|
||
|
|
__sfr __at (0xB1) P0M1;
|
||
|
|
__sfr __at (0xB1) P0S; //Page1
|
||
|
|
__sfr __at (0xB2) P0M2;
|
||
|
|
__sfr __at (0xB2) P0SR; //Page1
|
||
|
|
__sfr __at (0xB3) P1M1;
|
||
|
|
__sfr __at (0xB3) P1S; //Page1
|
||
|
|
__sfr __at (0xB4) P1M2;
|
||
|
|
__sfr __at (0xB4) P1SR; //Page1
|
||
|
|
__sfr __at (0xB5) P2S;
|
||
|
|
__sfr __at (0xB7) IPH;
|
||
|
|
__sfr __at (0xB7) PWMINTC; //Page1
|
||
|
|
|
||
|
|
__sfr __at (0xB8) IP;
|
||
|
|
__sfr __at (0xB9) SADEN;
|
||
|
|
__sfr __at (0xBA) SADEN_1;
|
||
|
|
__sfr __at (0xBB) SADDR_1;
|
||
|
|
__sfr __at (0xBC) I2DAT;
|
||
|
|
__sfr __at (0xBD) I2STAT;
|
||
|
|
__sfr __at (0xBE) I2CLK;
|
||
|
|
__sfr __at (0xBF) I2TOC;
|
||
|
|
|
||
|
|
__sfr __at (0xC0) I2CON;
|
||
|
|
__sfr __at (0xC1) I2ADDR;
|
||
|
|
__sfr __at (0xC2) ADCRL;
|
||
|
|
__sfr __at (0xC3) ADCRH;
|
||
|
|
__sfr __at (0xC4) T3CON;
|
||
|
|
__sfr __at (0xC4) PWM4H; //Page1
|
||
|
|
__sfr __at (0xC5) RL3;
|
||
|
|
__sfr __at (0xC5) PWM5H; //Page1
|
||
|
|
__sfr __at (0xC6) RH3;
|
||
|
|
__sfr __at (0xC6) PIOCON1; //Page1
|
||
|
|
__sfr __at (0xC7) TA;
|
||
|
|
|
||
|
|
__sfr __at (0xC8) T2CON;
|
||
|
|
__sfr __at (0xC9) T2MOD;
|
||
|
|
__sfr __at (0xCA) RCMP2L;
|
||
|
|
__sfr __at (0xCB) RCMP2H;
|
||
|
|
__sfr __at (0xCC) TL2;
|
||
|
|
__sfr __at (0xCC) PWM4L; //Page1
|
||
|
|
__sfr __at (0xCD) TH2;
|
||
|
|
__sfr __at (0xCD) PWM5L; //Page1
|
||
|
|
__sfr __at (0xCE) ADCMPL;
|
||
|
|
__sfr __at (0xCF) ADCMPH;
|
||
|
|
|
||
|
|
__sfr __at (0xD0) PSW;
|
||
|
|
__sfr __at (0xD1) PWMPH;
|
||
|
|
__sfr __at (0xD2) PWM0H;
|
||
|
|
__sfr __at (0xD3) PWM1H;
|
||
|
|
__sfr __at (0xD4) PWM2H;
|
||
|
|
__sfr __at (0xD5) PWM3H;
|
||
|
|
__sfr __at (0xD6) PNP;
|
||
|
|
__sfr __at (0xD7) FBD;
|
||
|
|
|
||
|
|
__sfr __at (0xD8) PWMCON0;
|
||
|
|
__sfr __at (0xD9) PWMPL;
|
||
|
|
__sfr __at (0xDA) PWM0L;
|
||
|
|
__sfr __at (0xDB) PWM1L;
|
||
|
|
__sfr __at (0xDC) PWM2L;
|
||
|
|
__sfr __at (0xDD) PWM3L;
|
||
|
|
__sfr __at (0xDE) PIOCON0;
|
||
|
|
__sfr __at (0xDF) PWMCON1;
|
||
|
|
|
||
|
|
__sfr __at (0xE0) ACC;
|
||
|
|
__sfr __at (0xE1) ADCCON1;
|
||
|
|
__sfr __at (0xE2) ADCCON2;
|
||
|
|
__sfr __at (0xE3) ADCDLY;
|
||
|
|
__sfr __at (0xE4) C0L;
|
||
|
|
__sfr __at (0xE5) C0H;
|
||
|
|
__sfr __at (0xE6) C1L;
|
||
|
|
__sfr __at (0xE7) C1H;
|
||
|
|
|
||
|
|
__sfr __at (0xE8) ADCCON0;
|
||
|
|
__sfr __at (0xE9) PICON;
|
||
|
|
__sfr __at (0xEA) PINEN;
|
||
|
|
__sfr __at (0xEB) PIPEN;
|
||
|
|
__sfr __at (0xEC) PIF;
|
||
|
|
__sfr __at (0xED) C2L;
|
||
|
|
__sfr __at (0xEE) C2H;
|
||
|
|
__sfr __at (0xEF) EIP;
|
||
|
|
|
||
|
|
__sfr __at (0xF0) B;
|
||
|
|
__sfr __at (0xF1) CAPCON3;
|
||
|
|
__sfr __at (0xF2) CAPCON4;
|
||
|
|
__sfr __at (0xF3) SPCR;
|
||
|
|
__sfr __at (0xF3) SPCR2; //Page1
|
||
|
|
__sfr __at (0xF4) SPSR;
|
||
|
|
__sfr __at (0xF5) SPDR;
|
||
|
|
__sfr __at (0xF6) AINDIDS;
|
||
|
|
__sfr __at (0xF7) EIPH;
|
||
|
|
|
||
|
|
__sfr __at (0xF8) SCON_1;
|
||
|
|
__sfr __at (0xF9) PDTEN; //TA Protection
|
||
|
|
__sfr __at (0xFA) PDTCNT; //TA Protection
|
||
|
|
__sfr __at (0xFB) PMEN;
|
||
|
|
__sfr __at (0xFC) PMD;
|
||
|
|
__sfr __at (0xFE) EIP1;
|
||
|
|
__sfr __at (0xFF) EIPH1;
|
||
|
|
|
||
|
|
/* BIT Registers */
|
||
|
|
/* SCON_1 */
|
||
|
|
__sbit __at (0xFF) SM0_1 ; // SCON_1^7;
|
||
|
|
__sbit __at (0xFF) FE_1 ; // SCON_1^7;
|
||
|
|
__sbit __at (0xFE) SM1_1 ; // SCON_1^6;
|
||
|
|
__sbit __at (0xFD) SM2_1 ; // SCON_1^5;
|
||
|
|
__sbit __at (0xFC) REN_1 ; // SCON_1^4;
|
||
|
|
__sbit __at (0xFB) TB8_1 ; // SCON_1^3;
|
||
|
|
__sbit __at (0xFA) RB8_1 ; // SCON_1^2;
|
||
|
|
__sbit __at (0xF9) TI_1 ; // SCON_1^1;
|
||
|
|
__sbit __at (0xF8) RI_1 ; // SCON_1^0;
|
||
|
|
|
||
|
|
/* ADCCON0 */
|
||
|
|
__sbit __at (0xEF) ADCF ; // ADCCON0^7;
|
||
|
|
__sbit __at (0xEE) ADCS ; // ADCCON0^6;
|
||
|
|
__sbit __at (0xED) ETGSEL1 ; // ADCCON0^5;
|
||
|
|
__sbit __at (0xEC) ETGSEL0 ; // ADCCON0^4;
|
||
|
|
__sbit __at (0xEB) ADCHS3 ; // ADCCON0^3;
|
||
|
|
__sbit __at (0xEA) ADCHS2 ; // ADCCON0^2;
|
||
|
|
__sbit __at (0xE9) ADCHS1 ; // ADCCON0^1;
|
||
|
|
__sbit __at (0xE8) ADCHS0 ; // ADCCON0^0;
|
||
|
|
|
||
|
|
/* PWMCON0 */
|
||
|
|
__sbit __at (0xDF) PWMRUN ; // PWMCON0^7;
|
||
|
|
__sbit __at (0xDE) LOAD ; // PWMCON0^6;
|
||
|
|
__sbit __at (0xDD) PWMF ; // PWMCON0^5;
|
||
|
|
__sbit __at (0xDC) CLRPWM ; // PWMCON0^4;
|
||
|
|
|
||
|
|
|
||
|
|
/* PSW */
|
||
|
|
__sbit __at (0xD7) CY ; // PSW^7;
|
||
|
|
__sbit __at (0xD6) AC ; // PSW^6;
|
||
|
|
__sbit __at (0xD5) F0 ; // PSW^5;
|
||
|
|
__sbit __at (0xD4) RS1 ; // PSW^4;
|
||
|
|
__sbit __at (0xD3) RS0 ; // PSW^3;
|
||
|
|
__sbit __at (0xD2) OV ; // PSW^2;
|
||
|
|
__sbit __at (0xD0) P ; // PSW^0;
|
||
|
|
|
||
|
|
/* T2CON */
|
||
|
|
__sbit __at (0xCF) TF2 ; // T2CON^7;
|
||
|
|
__sbit __at (0xCA) TR2 ; // T2CON^2;
|
||
|
|
__sbit __at (0xC8) CM_RL2 ; // T2CON^0;
|
||
|
|
|
||
|
|
/* I2CON */
|
||
|
|
__sbit __at (0xC6) I2CEN ; // I2CON^6;
|
||
|
|
__sbit __at (0xC5) STA ; // I2CON^5;
|
||
|
|
__sbit __at (0xC4) STO ; // I2CON^4;
|
||
|
|
__sbit __at (0xC3) SI ; // I2CON^3;
|
||
|
|
__sbit __at (0xC2) AA ; // I2CON^2;
|
||
|
|
__sbit __at (0xC0) I2CPX ; // I2CON^0;
|
||
|
|
|
||
|
|
/* IP */
|
||
|
|
__sbit __at (0xBE) PADC ; // IP^6;
|
||
|
|
__sbit __at (0xBD) PBOD ; // IP^5;
|
||
|
|
__sbit __at (0xBC) PS ; // IP^4;
|
||
|
|
__sbit __at (0xBB) PT1 ; // IP^3;
|
||
|
|
__sbit __at (0xBA) PX1 ; // IP^2;
|
||
|
|
__sbit __at (0xB9) PT0 ; // IP^1;
|
||
|
|
__sbit __at (0xB8) PX0 ; // IP^0;
|
||
|
|
|
||
|
|
/* P3 */
|
||
|
|
__sbit __at (0xB0) P30 ;// P3^0;
|
||
|
|
|
||
|
|
|
||
|
|
/* IE */
|
||
|
|
__sbit __at (0xAF) EA ; // IE^7;
|
||
|
|
__sbit __at (0xAE) EADC ; // IE^6;
|
||
|
|
__sbit __at (0xAD) EBOD ; // IE^5;
|
||
|
|
__sbit __at (0xAC) ES ; // IE^4;
|
||
|
|
__sbit __at (0xAB) ET1 ; // IE^3;
|
||
|
|
__sbit __at (0xAA) EX1 ; // IE^2;
|
||
|
|
__sbit __at (0xA9) ET0 ; // IE^1;
|
||
|
|
__sbit __at (0xA8) EX0 ; // IE^0;
|
||
|
|
|
||
|
|
/* P2 */
|
||
|
|
__sbit __at (0xA0) P20 ; // P2^0;
|
||
|
|
|
||
|
|
/* SCON */
|
||
|
|
__sbit __at (0x9F) SM0 ; // SCON^7;
|
||
|
|
__sbit __at (0x9F) FE ; // SCON^7;
|
||
|
|
__sbit __at (0x9E) SM1 ; // SCON^6;
|
||
|
|
__sbit __at (0x9D) SM2 ; // SCON^5;
|
||
|
|
__sbit __at (0x9C) REN ; // SCON^4;
|
||
|
|
__sbit __at (0x9B) TB8 ; // SCON^3;
|
||
|
|
__sbit __at (0x9A) RB8 ; // SCON^2;
|
||
|
|
__sbit __at (0x99) TI ; // SCON^1;
|
||
|
|
__sbit __at (0x98) RI ; // SCON^0;
|
||
|
|
|
||
|
|
/* P1 */
|
||
|
|
__sbit __at (0x97) P17; // P1^7;
|
||
|
|
__sbit __at (0x96) P16; // P1^6;
|
||
|
|
__sbit __at (0x96) TXD_1; // P1^6;
|
||
|
|
__sbit __at (0x95) P15; // P1^5;
|
||
|
|
__sbit __at (0x94) P14; // P1^4;
|
||
|
|
__sbit __at (0x94) SDA; // P1^4;
|
||
|
|
__sbit __at (0x93) P13; // P1^3;
|
||
|
|
__sbit __at (0x93) SCL; // P1^3;
|
||
|
|
__sbit __at (0x92) P12 ; // P1^2;
|
||
|
|
__sbit __at (0x91) P11 ; // P1^1;
|
||
|
|
__sbit __at (0x90) P10 ; // P1^0;
|
||
|
|
|
||
|
|
/* TCON */
|
||
|
|
__sbit __at (0x8F) TF1 ; // TCON^7;
|
||
|
|
__sbit __at (0x8E) TR1 ; // TCON^6;
|
||
|
|
__sbit __at (0x8D) TF0 ; // TCON^5;
|
||
|
|
__sbit __at (0x8C) TR0 ; // TCON^4;
|
||
|
|
__sbit __at (0x8B) IE1 ; // TCON^3;
|
||
|
|
__sbit __at (0x8A) IT1 ; // TCON^2;
|
||
|
|
__sbit __at (0x89) IE0 ; // TCON^1;
|
||
|
|
__sbit __at (0x88) IT0 ; // TCON^0;
|
||
|
|
|
||
|
|
/* P0 */
|
||
|
|
|
||
|
|
__sbit __at (0x87) P07 ; // P0^7;
|
||
|
|
__sbit __at (0x87) RXD ; // P0^7;
|
||
|
|
__sbit __at (0x86) P06 ; // P0^6;
|
||
|
|
__sbit __at (0x86) TXD ; // P0^6;
|
||
|
|
__sbit __at (0x85) P05 ; // P0^5;
|
||
|
|
__sbit __at (0x84) P04 ; // P0^4;
|
||
|
|
__sbit __at (0x84) STADC ; // P0^4;
|
||
|
|
__sbit __at (0x83) P03 ; // P0^3;
|
||
|
|
__sbit __at (0x82) P02 ; // P0^2;
|
||
|
|
__sbit __at (0x82) RXD_1 ; // P0^2;
|
||
|
|
__sbit __at (0x81) P01 ; // P0^1;
|
||
|
|
__sbit __at (0x81) MISO ; // P0^1;
|
||
|
|
__sbit __at (0x80) P00 ; // P0^0;
|
||
|
|
__sbit __at (0x80) MOSI ; // P0^0;
|
||
|
|
|
||
|
|
#endif
|
||
|
|
|
||
|
|
|
||
|
|
|
||
|
|
|
||
|
|
|
||
|
|
|
||
|
|
|
||
|
|
|
||
|
|
|
||
|
|
|
||
|
|
|
||
|
|
|
||
|
|
|
||
|
|
|
||
|
|
|
||
|
|
|
||
|
|
|